
INTEGRATED CIRCUITS



Product specification Supersedes data of 2004 Oct 07

2004 Dec 22



CONTENTS

1	FEATURES
2	GENERAL DESCRIPTION
3	ORDERING INFORMATION
4	BLOCK DIAGRAM
5	PINNING
6	FUNCTIONAL DESCRIPTION
6.1	Power-on reset
6.2	LCD bias generator
6.3	LCD voltage selector
6.3.1	LCD bias formulae
6.4	LCD drive mode waveforms
6.4.1	Static drive mode
6.4.2	1 : 2 multiplex drive mode
6.4.3	1 : 3 multiplex drive mode
6.4.4	1 : 4 multiplex drive mode
6.5	Oscillator
6.5.1	Internal clock
6.5.2	External clock
6.6	Timing
6.7	Display register
6.8	Segment outputs
6.9	Backplane outputs
6.10	Display RAM
6.11	Data pointer
6.12	Subaddress counter
6.13	Output bank selector
6.14	Input bank selector
6.15	Blinker
7	CHARACTERISTICS OF THE I ² C-BUS
7.1	Bit transfer
7.2	Start and stop conditions
7.3	System configuration

7.4	Acknowledge
7.5	PCF8576D I ² C-bus controller
7.6	Input filters
7.7	I ² C-bus protocol
7.8	Command decoder
7.9	Display controller
7.10	Cascaded operation
8	LIMITING VALUES
9	HANDLING
10	DC CHARACTERISTICS
11	AC CHARACTERISTICS
12	BONDING PAD INFORMATION
13	DEVICE PROTECTION
14	TRAY INFORMATION
15	PACKAGE OUTLINE
16	SOLDERING
16.1	Introduction to soldering surface mount packages
16.2	Reflow soldering
16.3	Wave soldering
16.4	Manual soldering
16.5	Suitability of surface mount IC packages for wave and reflow soldering methods
17	DATA SHEET STATUS
18	DEFINITIONS
19	DISCLAIMERS

20 PURCHASE OF PHILIPS I²C COMPONENTS

PCF8576D

1 FEATURES

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static, $1/_2$ and $1/_3$
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8-segment numeric characters; up to ten 15-segment alphanumeric characters; or any graphics of up to 160 elements
- 40×4 -bit RAM for display data storage
- Auto-incremental display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- Independent supplies possible for LCD and logic voltages
- Wide power supply range: from 1.8 to 5.5 V
- Wide logic LCD supply range: from 2.5 V for low-threshold LCDs and up to 6.5 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs
- Low power consumption
- 400 kHz I²C-bus interface
- TTL/CMOS compatible

3 ORDERING INFORMATION



- Compatible with 4, 8 or 16-bit microprocessors or microcontrollers
- May be cascaded for large LCD applications (up to 2560 elements possible)
- No external components
- Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process.

2 GENERAL DESCRIPTION

The PCF8576D is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576D is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional I²C-bus. Communication overheads are minimized by a display RAM with auto-incremental addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

TYPE NUMBER	PACKAGE							
ITPE NOWBER	NAME	DESCRIPTION	VERSION					
PCF8576DH	TQFP64	plastic thin quad flat package; 64 leads; body $10 \times 10 \times 1.0$ mm	SOT357-1					
PCF8576DT	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1					
PCF8576DU/DA	-	chips in tray	_					
PCF8576DH/2 ⁽¹⁾	TQFP64	plastic thin quad flat package; 64 leads; body $10 \times 10 \times 1.0$ mm	SOT357-1					
PCF8576DT/2 ⁽¹⁾	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1					
PCF8576DU/DA/2 ⁽¹⁾	_	chips in tray	_					
PCF8576DU/2DA/2 ⁽¹⁾	_	chip with bumps in tray	_					

Note


1. These types have improved EMC immunity.

Product specification

multiplex rates Universal LCD driver for low

PCF8576D





2004 Dec 22


_

4

Product specification

multiplex rates Universal LCD driver for low


PCF8576D



сл


5 PINNING

	Р	IN	PAD	DECODIDITION	
SYMBOL	PCF8576DH	PCF8576DT	PCF8576DU	DESCRIPTION	
SDA	10	44	1, 58 and 59	I ² C-bus serial data input/output	
SCL	11	45	2 and 3	I ² C-bus serial clock input	
CLK	13	47	5	external clock input/output	
V _{DD}	14	48	6	supply voltage	
SYNC	12	46	4	cascade synchronization input/output	
OSC	15	49	7	internal oscillator enable input	
A0 to A2	16 to 18	50 to 52	8 to 10	subaddress inputs	
SA0	19	53	11	I ² C-bus slave address input; bit 0	
V _{SS}	20	54	12	logic ground	
V _{LCD}	21	55	13	LCD supply voltage	
BP0, BP2, BP1, BP3	25 to 28	56, 1, 2, 3	14 to 17	LCD backplane outputs	
S0 to S39	29 to 32, 34 to 47, 49 to 64, 2 to 7	4 to 43	18 to 57	LCD segment outputs	
n.c.	1, 8, 9, 22 to 24, 33 and 48	-	-	not connected	



PCF8576D

Universal LCD driver for low multiplex rates



6 FUNCTIONAL DESCRIPTION


The PCF8576D is a versatile peripheral device designed to interface any microprocessor/microcontroller with a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments.

The display configurations possible with the PCF8576D depend on the number of active backplane outputs required. A selection of display configurations is shown in Table 1; all of these configurations can be implemented in the typical system shown in Fig.5.

The host microprocessor/microcontroller maintains the 2-line l²C-bus communication channel with the PCF8576D. The internal oscillator is enabled by connecting pin OSC to pin V_{SS}. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies (V_{DD}, V_{SS} and V_{LCD}) and the LCD panel chosen for the application.

Table 1	Selection of displa	ay configurations
---------	---------------------	-------------------

NUMBI	ER OF	7-SEGMENT	S NUMERIC	14-SEGI ALPHAN		
BACKPLANES	SEGMENTS	DIGITS	INDICATOR SYMBOLS	CHARACTERS	INDICATOR SYMBOLS	DOT MATRIA
4	160	20	20	10	20	160 dots (4 × 40)
3	120	15	15	8	8	120 dots (3×40)
2	80	10	10	5	10	80 dots (2 \times 40)
1	40	5	5	2	12	40 dots (1 × 40)



6.1 Power-on reset

At power-on the PCF8576D resets to the following starting conditions:

- All backplane outputs are set to V_{LCD}
- All segment outputs are set to V_{LCD}
- Drive mode '1 : 4 multiplex with $\frac{1}{3}$ bias' is selected
- · Blinking is switched off
- Input and output bank selectors are reset (as defined in Table 4)
- The I²C-bus interface is initialized
- The data pointer and the subaddress counter are cleared
- · Display is disabled.

Data transfers on the l^2 C-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

6.2 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider comprising three resistors connected in series between V_{LCD} and V_{SS}. The middle resistor can be bypassed to provide a $\frac{1}{2}$ bias voltage level for the 1 : 2 multiplex configuration. The LCD voltage can be temperature compensated externally via the supply to pin V_{LCD}.

6.3 LCD voltage selector

The LCD voltage selector co-ordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of V_{LCD} and the resulting Discrimination ratios (D), are given in Table 2.

A practical value for V_{LCD} is determined by equating V_{off(rms)} with a defined LCD threshold voltage (V_{th}), typically when the LCD exhibits approximately 10% contrast. In the static drive mode a suitable choice is V_{LCD} > $3V_{th}$.

Multiplex drive modes of 1 : 3 and 1 : 4 with $\frac{1}{2}$ bias are possible but the discrimination and hence the contrast ratios are smaller.

6.3.1 LCD BIAS FORMULAE

Bias is calculated by the formula $\frac{1}{1+a}$

For $\frac{1}{2}$ bias, a = 1; for $\frac{1}{3}$ bias, a = 2.

The LCD on voltage (Von) is calculated by the formula

$$V_{op} \sqrt{\frac{1}{N} + \left[(N-1) \cdot \left(\frac{1}{1+a}\right) \right]^2}$$

The LCD off voltage (Voff) is calculated by the formula

$$V_{op} \sqrt{\frac{a^2 - (2a + N)}{N \cdot (1 + a)^2}}$$

where V_{op} is the resultant voltage at the LCD segment; N is the LCD drive mode: 1 = static, 2 = 1 : 2, 3 = 1 : 3, 4 = 1 : 4.

Discrimination is the ratio of V_{on} to V_{off} , and is determined

by the formula
$$\frac{V_{on}}{V_{off}} = \sqrt{\frac{(a+1)^2 + (N-1)}{(a-1)^2 + (N-1)}}$$

Using the above formula, the discrimination for an LCD drive mode of 1 : 3 with $\frac{1}{2}$ bias is $\sqrt{3} = 1.732$, and the discrimination for an LCD drive mode of 1 : 4 with $\frac{1}{2}$ bias

is
$$\frac{\sqrt{21}}{3} = 1.528$$
.

The advantage of these LCD drive modes is a reduction of the LCD full-scale voltage V_{LCD} as follows:

1 : 3 multiplex (
$$\frac{1}{2}$$
 bias):

$$V_{LCD} = \sqrt{6} \times V_{off(rms)} = 2.449 V_{off(rms)}$$

1 : 4 multiplex ($\frac{1}{2}$ bias):

$$V_{LCD} = \left\lfloor \frac{(4 \times \sqrt{3})}{3} \right\rfloor = 2.309 V_{off(rms)}$$

These compare with V_{LCD} = 3 $V_{off(rms)}$ when $^{1}\!\!/_{3}$ bias is used.

PCF8576D


Table 2 Discrimination ratios

	NUMBER	OF	LCD BIAS	V _{off(rms)}	V _{on(rms)}	$D = \frac{V_{on(rms)}}{V_{on(rms)}}$	
	BACKPLANES	LEVELS	CONFIGURATION	V _{lcd}	V _{lcd}	$D = \frac{V_{off(rms)}}{V_{off(rms)}}$	
static	1	2	static	0	1	∞	
1 : 2 multiplex	2	3	1/2	0.354	0.791	2.236	
1 : 2 multiplex	2	4	1/3	0.333	0.745	2.236	
1:3 multiplex	3	4	1/3	0.333	0.638	1.915	
1:4 multiplex	4	4	1/3	0.333	0.577	1.732	

6.4 LCD drive mode waveforms

6.4.1 STATIC DRIVE MODE


The static LCD drive mode is used when a single backplane is provided in the LCD. The backplane (BPn) and segment drive (S_n) waveforms for this mode are shown in Fig.4.





PCF8576D

6.4.2 1:2 MULTIPLEX DRIVE MODE

The 1 : 2 multiplex drive mode is used when two backplanes are provided in the LCD. This mode allows fractional LCD bias voltages of $\frac{1}{2}$ bias or $\frac{1}{3}$ bias as shown in Figs 7 and 8.








PCF8576D

6.4.3 1:3 MULTIPLEX DRIVE MODE


When three backplanes are provided in the LCD, the 1 : 3 multiplex drive mode applies (see Fig.9).



PCF8576D

6.4.4 1 : 4 MULTIPLEX DRIVE MODE

When four backplanes are provided in the LCD, the 1 : 4 multiplex drive mode applies (see Fig.10).



6.5 Oscillator

6.5.1 INTERNAL CLOCK

The internal logic of the PCF8576D and its LCD drive signals are timed either by its internal oscillator or by an external clock. The internal oscillator is enabled by connecting pin OSC to pin V_{SS} . If the internal oscillator is used, the output from pin CLK can be used as the clock signal for several PCF8576Ds in the system that are connected in cascade. After power-up, pin SDA must be HIGH to guarantee that the clock starts.

6.5.2 EXTERNAL CLOCK

Pin CLK is enabled as an external clock input by connecting pin OSC to V_{DD} .

The LCD frame signal frequency is determined by the clock frequency (f_{CLK}).

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

6.6 Timing

The PCF8576D timing controls the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the correct timing relationship between each PCF8576D in the system is maintained by the synchronization signal at pin SYNC. The timing also generates the LCD frame signal whose frequency is derived from the clock frequency. The frame signal frequency is a fixed division of the clock frequency from either the internal or an external clock.

Frame frequency = $\frac{f_{CLK}}{24}$

6.7 Display register

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and each column of the display RAM.

6.8 Segment outputs

The LCD drive section includes 40 segment outputs S0 to S39 which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data residing in the display latch. When less than 40 segment outputs are required, the unused segment outputs should be left open-circuit.

6.9 Backplane outputs

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required, the unused outputs can be left open-circuit. In the 1 : 3 multiplex drive mode, BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode, BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

6.10 Display RAM

The display RAM is a static 40×4 -bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the on-state of the corresponding LCD segment; similarly, a logic 0 indicates the off-state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BP0 (see Fig.11). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.

When display data is transmitted to the PCF8576D, the display bytes received are stored in the display RAM in accordance with the selected LCD drive mode. The data is stored as it arrives and does not wait for an acknowledge cycle as with the commands. Depending on the current multiplex drive mode, data is stored singularly, in pairs, triplets or quadruplets. For example, in the 1 : 2 mode, the RAM data is stored every second bit. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig.12; the RAM filling organization depicted applies equally to other LCD types.


With reference to Fig.12, in the static drive mode, the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1 : 2 mode, the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 mode, these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted.

PCF8576D

In the 1 : 4 mode, the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses.

6.11 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored at the display RAM address indicated by the data pointer in accordance with the filling order shown in Fig.12. After each byte is stored, the contents of the data pointer are automatically incremented by a value dependent on the selected LCD drive mode: eight (static drive mode), four (1 : 2 mode), three (1 : 3 mode) or two (1 : 4 mode). If an I²C-bus data access is terminated early then the state of the data pointer will be unknown. The data pointer should be re-written prior to further RAM accesses.



6.12 Subaddress counter

The storage of display data is determined by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8576D occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1 : 3 mode).

The hardware subaddress should not be changed whilst the device is being accessed on the I²C-bus interface.

6.13 Output bank selector

The output bank selector selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the selected LCD drive mode and on the instant in the multiplex sequence. In 1 : 4 mode, all RAM addresses of bit 0 are selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 mode, bits 0, 1 and 2 are selected sequentially. In 1 : 2 mode, bits 0 and 1 are selected and, in static mode, bit 0 is selected. Signal SYNC will reset these sequences to the following starting points; bit 3 for 1 : 4 mode, bit 2 for 1 : 3 mode, bit 1 for 1 : 2 mode and bit 0 for static mode.

The PCF8576D includes a RAM bank switching feature in the static and 1 : 2 drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of the contents of bit 0. In 1 : 2 mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This allows display information to be prepared in an alternative bank and then selected for display when it is assembled.

6.14 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. The BANK SELECT command can be used to load display data in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 mode. The input bank selector functions are independent of the output bank selector.

6.15 Blinker

The PCF8576D has a very versatile display blinking capability. The whole display can blink at a frequency selected by the BLINK command. Each blink frequency is a multiple integer value of the clock frequency; the ratio between the clock frequency and blink frequency depends on the blink mode selected, as shown in Table 3. An additional feature allows an arbitrary selection of LCD segments to be blinked in the static and 1 : 2 drive modes. This is implemented without any communication overheads by the output bank selector which alternates the displayed data between the data in the display RAM bank and the data in an alternative RAM bank at the blink frequency. This mode can also be implemented by the BLINK command.

In the 1 : 3 and 1 : 4 drive modes, where no alternative RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

The entire display can be blinked at a frequency other than the nominal blink frequency by sequentially resetting and setting the display enable bit E at the required rate using the MODE SET command.

Table 3 Blinking frequencies

BLINK MODE	NORMAL OPERATING MODE RATIO	NOMINAL BLINK FREQUENCY
Off	-	blinking off
2 Hz	f _{СLК} 768	2 Hz
1 Hz	f _{CLK} 1536	1 Hz
0.5 Hz	f _{CLK} 3072	0.5 Hz

Note

1. Blink modes 0.5, 1 and 2 Hz, and nominal blink frequencies 0.5, 1 and 2 Hz correspond to an oscillator frequency (f_{CLK}) of 1536 Hz at pin CLK. The oscillator frequency range is given in Chapter 11.

2004 Dec 22

_

19

LCD segments LCD backplanes display RAM filling order transmitted display byte drive mode а S_n + 2 n+2 n + 3 n + 4 n+5 n+6 n + 7 n n + 1 BP0 S_n + 3 `S_n + 1 MSB LSB d DP bit/ 0 с b f s_ а g е s_n α BP c b a f g e d DP 1 х х х х х х х х static S_n + 7 S, 2 х х х х х х х х Óр 3 х х х х х х х х \lor d S_n + 6 BP0 s_n а n n + 1 n+2 n + 3 1:2 S_n + 1 MSB LSB 0 d bit/ а f е BP DP b 1 g с g e c d DP a b f BP1 multiplex S_n + 2 2 х х х х 3 х х х х DP d S_n + 3 _ _ _ BP0 S_n + 1 n+2 n n + 1 S_n + 2 , S_n 1:3 MSB LSB 0 b f bit/ а ΒP DP 1 d е BP2 b DP c a d g f e BP1 2 с multiplex g х 3 х х х) dd s_n n n + 1 а BP2 BP0 1:4 bit/ 0 а f MSB LSB BP 1 с е 2 b BP1 g a c b DP f e g d multiplex BP3 DP 3 d S_n + 1 d) dd MGL751 x = data bit unchanged. Fig.12 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I²C-bus.

Philips Semiconductors

multiplex rates Universal LCD

driver for low

PCF8576D

Product specification

7 CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

In chip-on-glass applications where the track resistance from the SDA pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is therefore necessary to minimize the track resistance from the SDA pad to the system SDA line to guarantee a valid LOW-level during the acknowledge cycle.

7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see Fig.13).

7.2 Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P), (see Fig.14).

7.3 System configuration

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves', (see Fig.15).

7.4 Acknowledge

The number of data bytes that can be transferred from transmitter to receiver between the START and STOP conditions is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH-level signal on the bus that is asserted by the transmitter during which time the master generates an extra acknowledge related clock pulse. An addressed slave receiver must generate an acknowledge after receiving each byte. Also a master receiver must generate an acknowledge after receiving each byte that has been clocked out of the slave transmitter. The acknowledging device must pull-down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition (see Fig.16).

7.5 PCF8576D I²C-bus controller

The PCF8576D acts as an I²C-bus slave receiver. It does not initiate I²C-bus transfers or transmit data to an I²C-bus master receiver. The only data output from the PCF8576D are the acknowledge signals of the selected devices. Device selection depends on the I²C-bus slave address, on the transferred command data and on the hardware subaddress.

In single device applications, the hardware subaddress inputs A0, A1 and A2 are normally tied to V_{SS} which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are tied to V_{SS} or V_{DD} in accordance with a binary coding scheme such that no two devices with a common I²C-bus slave address have the same hardware subaddress.

7.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

7.7 I²C-bus protocol

Two I²C-bus slave addresses (01110000 and 01110010) are reserved for the PCF8576D. The least significant bit of the slave address that a PCF8576D will respond to is defined by the level tied to its SA0 input. The PCF8576D is a write-only device and will not respond to a read access. Having two reserved slave addresses allows the following on the same I²C-bus:

- Up to 16 PCF8576Ds for very large LCD applications
- The use of two types of LCD multiplex drive.

The I²C-bus protocol is shown in Fig.17. The sequence is initiated with a START condition (S) from the I²C-bus master which is followed by one of two possible PCF8576D slave addresses available. All PCF8576Ds whose SA0 inputs correspond to bit 0 of the slave address respond by asserting an acknowledge in parallel. This I²C-bus transfer is ignored by all PCF8576Ds whose SA0 inputs are set to the alternative level.

PCF8576D

After an acknowledgement, one or more command bytes follow that define the status of each addressed PCF8576D.

The last command byte sent is identified by resetting its most significant bit, continuation bit C, (see Fig.18). The command bytes are also acknowledged by all addressed PCF8576Ds on the bus.


After the last command byte, one or more display data bytes may follow. Display data bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data directed to the intended PCF8576D device.


An acknowledgement after each byte is asserted only by the PCF8576Ds that are addressed via address lines A0, A1 and A2. After the last display byte, the I^2C -bus master asserts a STOP condition (P). Alternately a START may be asserted to RESTART an I^2C -bus access.

7.8 Command decoder


The command decoder identifies command bytes that arrive on the I²C-bus. All available commands carry a continuation bit C in their most significant bit position as shown in Fig.18. When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates that the command byte is the last in the transfer. Further bytes will be regarded as display data.


The five commands available to the PCF8576D are defined in Table 4.



















Table 4 Definition of PCF8576D commands

COMMAND				OPO	CODE				OPTIONS	DESCRIPTION
MODE SET	С	1	0	(1)	Е	В	M1	M0	Table 5	Defines LCD drive mode.
									Table 6	Defines LCD bias configuration.
									Table 7	Defines display status; the possibility to disable the display allows implementation of blinking under external control.
LOAD DATA POINTER	С	0	P5	P4	P3	P2	P1	P0	Table 8	Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses.
DEVICE SELECT	С	1	1	0	0	A2	A1	A0	Table 9	Three bits of immediate data, bits A0 to A2, are transferred to the subaddress counter to define one of eight hardware subaddresses.
BANK SELECT	С	1	1	1	1	0	I	0	Table 10	Defines input bank selection (storage of arriving display data).
									Table 11	Defines output bank selection (retrieval of LCD display data); the BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes.
BLINK	С	1	1	1	0	А	BF1	BF0	Table 12	Defines the blink frequency.
									Table 13	Selects the blink mode; normal operation with frequency set by BF1, BF0 or blinking by alternating display RAM banks; alternating RAM bank blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes.

Note

1. Not used.

Table 5Mode set option 1

LCI	BITS		
DRIVE MODE	BACKPLANE	M1	MO
Static	BP0	0	1
1:2	BP0, BP1	1	0
1:3	BP0, BP1, BP2	1	1
1:4	BP0, BP1, BP2, BP3	0	0

Table 6Mode set option 2

LCD BIAS	BIT B
1⁄3 bias	0
1_2 bias	1

Table 7Mode set option 3

DISPLAY STATUS	BIT E
Disabled (blank)	0
Enabled	1

Table 8 Load data pointer option 1

DESCRIPTION	BITS					
6 bit binary value of 0 to 39	P5	P4	P3	P2	P1	P0

Table 9 Device select option 1

DESCRIPTION	BITS		
3 bit binary value of 0 to 7	A2	A1	A0

Table 10 Bank select option 1 (input)

MODE		BITI
STATIC	1:2	
RAM bit 0	RAM bits 0 and 1	0
RAM bit 2	RAM bits 2 and 3	1

Table 11 Bank select option 2 (output)

MODE		BIT O
STATIC	1:2	ыю
RAM bit 0	RAM bits 0 and 1	0
RAM bit 2	RAM bits 2 and 3	1

Table 12 Blink option 1

BLINK FREQUENCY	BITS		
BLINK FREQUENCI	BF1	BF0	
Off	0	0	
2 Hz	0	1	
1 Hz	1	0	
0.5 Hz	1	1	

Table 13Blink option 2

BLINK MODE	BIT A
Normal blinking	0
Alternate RAM bank blinking	1

Note

1. Normal blinking is assumed when LCD multiplex drive modes 1 : 3 or 1 : 4 are selected.

7.9 Display controller

The display controller executes the commands identified by the command decoder. It contains the device's status registers and co-ordinates their effects. The display controller is also responsible for loading display data into the display RAM in the correct filling order.

7.10 Cascaded operation

In large display configurations, up to 16 PCF8576Ds can be differentiated on the same I²C-bus by using the 3-bit hardware subaddresses (A0, A1 and A2) and the programmable I²C-bus slave address (SA0). PCF8576Ds connected in cascade are synchronized to allow the backplane signals from only one device in the cascade to be shared. This arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other cascaded PCF8576Ds contribute additional segment outputs but their backplane outputs are left open-circuit (see Fig.19).


All PCF8576Ds connected in cascade are correctly synchronized by the SYNC signal. This synchronization is guaranteed after the Power-on reset. The only time that SYNC is likely to be needed is if synchronization is lost accidentally, for example, by noise in adverse electrical environments, or if the LCD multiplex drive mode is changed in an application using several cascaded PCF8576Ds, as the drive mode cannot be changed on all of the cascaded devices simultaneously. SYNC can be either an input or an output signal; a SYNC output is implemented as an open-drain driver with an internal pull-up resistor. A PCF8576D asserts SYNC at the start of its last active backplane signal, and monitors the SYNC line at all other times. If cascade synchronization is lost, it will be restored by the first PCF8576D to assert SYNC. The timing relationship between the backplane waveforms and the SYNC signal for each LCD drive mode is shown in Fig.20.


PCF8576D

NUMBER OF DEVICES	MAXIMUM CONTACT RESISTANCE				
2	6000 Ω				
3 to 5	2200 Ω				
6 to 10	1200 Ω				
10 to 16	700 Ω				

Table 14 SYNC contact resistance

The contact resistance between the SYNC input/output on each cascaded device must be controlled. If the resistance is too high, the device will not be able to synchronize properly; this is particularly applicable to chip-on-glass applications. The maximum SYNC contact resistance allowed for the number of devices in cascade is given in Table 14.





PCF8576D

8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.5	+6.5	V
V _{LCD}	LCD supply voltage	V _{SS} – 0.5	+7.5	V
V _{i1}	input voltage CLK, SYNC, SA0, OSC, A0 to A2	$V_{SS} - 0.5$	V _{DD} + 0.5	V
V _{i2}	input voltage SCL and SDA	V _{SS} – 0.5	+6.5	V
Vo	output voltage S0 to S39, BP0 to BP3	V _{SS} – 0.5	V _{DD} + 0.5	V
lı –	DC input current	-10	+10	mA
I _O	DC output current	-10	+10	mA
I _{DD}	V _{DD} current	-50	+50	mA
I _{SS}	V _{SS} current	-50	+50	mA
I _{LCD}	V _{LCD} current	-50	+50	mA
P _{tot}	total power dissipation	-	400	mW
Po	power dissipation per output	-	100	mW
T _{stg}	storage temperature	-65	+150	°C

9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

PCF8576D

10 DC CHARACTERISTICS

 V_{DD} = 1.8 to 5.5 V; V_{SS} = 0 V; V_{LCD} = 2.5 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	
	•	4	•	-	1
supply voltage		1.8	-	5.5	V
LCD supply voltage	note 1	2.5	_	6.5	V
supply current	note 2; f _{CLK} = 1536 Hz	_	8	20	μA
LCD supply current	note 2; f _{CLK} = 1536 Hz	-	24	60	μA
				•	
LOW-level input voltage CLK, SYNC, OSC, A0 to A2 and SA0		V _{SS}	-	0.3V _{DD}	V
HIGH-level input voltage CLK, SYNC, OSC, A0 to A2 and SA0		0.7V _{DD}	-	V _{DD}	V
LOW-level input voltage SCL, SDA		V _{SS}	-	0.3V _{DD}	V
HIGH-level input voltage SCL, SDA	note 3	0.7V _{DD}	-	V _{DD}	V
LOW-level output current CLK, SYNC	V _{OL} = 0.4 V; V _{DD} = 5 V	1	-	-	mA
HIGH-level output current CLK	V _{OH} = 4.6 V; V _{DD} = 5 V	-1	-	-	mA
LOW-level output current SDA	V _{OL} = 0.4 V; V _{DD} = 5 V	3	-	-	mA
leakage current CLK, SCL, SDA, A0 to A2 and SA0	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
leakage current OSC	$V_{I} = V_{DD}$	-1	-	+1	μA
power-on reset voltage level		1.0	1.3	1.6	V
input capacitance	note 4	-	-	7	pF
uts	•		•		
DC voltage tolerance BP0 to BP3		-100	-	+100	mV
DC voltage tolerance S0 to S39		-100	-	+100	mV
output resistance BP0 to BP3	note 5; V _{LCD} = 5 V	-	1.5	-	kΩ
output resistance S0 to S39	note 5; V _{LCD} = 5 V	_	6.0	_	kΩ
	supply voltage LCD supply voltage supply current LCD supply current LCD supply current LOW-level input voltage CLK, SYNC, OSC, A0 to A2 and SA0 HIGH-level input voltage CLK, SYNC, OSC, A0 to A2 and SA0 LOW-level input voltage CLK, SYNC, OSC, A0 to A2 and SA0 LOW-level input voltage SCL, SDA HIGH-level output current CLK, SYNC HIGH-level output current CLK LOW-level output current SDA leakage current CLK, SCL, SDA, A0 to A2 and SA0 leakage current CLK, SCL, SDA, A0 to A2 and SA0 leakage current OSC power-on reset voltage level input capacitance uts DC voltage tolerance BP0 to BP3 DC voltage tolerance S0 to S39 output resistance BP0 to BP3	supply voltagenote 1LCD supply voltagenote 1supply currentnote 2; $f_{CLK} = 1536$ HzLCD supply currentnote 2; $f_{CLK} = 1536$ HzLOW-level input voltagenote 2; $f_{CLK} = 1536$ HzCLK, SYNC, OSC, A0 to A2 and SA0HIGH-level input voltageCLK, SYNC, OSC, A0 to A2 and SA0LOW-level input voltage SCL, SDAHIGH-level input voltage SCL, SDAnote 3LOW-level output current CLK, SYNC $V_{OL} = 0.4$ V; $V_{DD} = 5$ VHIGH-level output current CLK $V_{OH} = 4.6$ V; $V_{DD} = 5$ VLOW-level output current SDA $V_{OL} = 0.4$ V; $V_{DD} = 5$ VLOW-level output current SDA $V_{OL} = 0.4$ V; $V_{DD} = 5$ Vleakage currentCLK, SCL, SDA, A0 to A2 and SA0leakage current OSC $V_I = V_{DD}$ power-on reset voltage levelnote 4input capacitancenote 4 uts DC voltage tolerance BP0 to BP3DC voltage tolerance BP0 to BP3note 5; $V_{LCD} = 5$ V	supply voltage1.8LCD supply voltagenote 12.5supply currentnote 2; $f_{CLK} = 1536$ Hz-LCD supply currentnote 2; $f_{CLK} = 1536$ Hz-LOW-level input voltageVssCLK, SYNC, OSC, A0 to A2 and SA00.7V_DDHIGH-level input voltage CLK, SYNC, OSC, A0 to A2 and SA00.7V_DDLOW-level input voltage SCL, SDAVssHIGH-level input voltage SCL, SDANote 3LOW-level output current CLK, SYNCVOL = 0.4 V; VDD = 5 VLOW-level output current CLKVOH = 4.6 V; VDD = 5 VLOW-level output current SDAVOL = 0.4 V; VDD = 5 VLOW-level output current SDAVOL = 0.4 V; VDD = 5 VLOW-level output current SDAVI = VDD or VSSI leakage currentVI = VDD or VSSCLK, SCL, SDA, A0 to A2 and SA01.0Input capacitancenote 4DC voltage tolerance BP0 to BP3-100OC voltage tolerance BP0 to BP3note 5; VLCD = 5 VOutput resistance BP0 to BP3note 5; VLCD = 5 VOutput resistance BP0 to BP3note 5; VLCD = 5 V	supply voltage1.8-LCD supply voltagenote 12.5-supply currentnote 2; $f_{CLK} = 1536$ Hz-8LCD supply currentnote 2; $f_{CLK} = 1536$ Hz-24LOW-level input voltage CLK, SYNC, OSC, A0 to A2 and SA0VSS-HIGH-level input voltage CLK, SYNC, OSC, A0 to A2 and SA00.7V_DD-HIGH-level input voltage SCL, SDAVSS-LOW-level input voltage SCL, SDANote 30.7V_DD-LOW-level output current CLK, SYNCVOL = 0.4 V; VDD = 5 V1-HIGH-level output current CLKVOH = 4.6 V; VDD = 5 V1-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V1-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current CLKVOL = 0.4 V; VDD = 5 V3-LOW-level output current OSCVI = VDD-1-DC voltage level1.001.3Input capacitance<	supply voltage1.8-5.5LCD supply voltagenote 12.5-6.5supply currentnote 2; $f_{CLK} = 1536$ Hz-820LCD supply currentnote 2; $f_{CLK} = 1536$ Hz-2460LOW-level input voltagenote 2; $f_{CLK} = 1536$ Hz-2460LOW-level input voltage0.7V_D- V_{DD} CLK, SYNC, OSC, A0 to A2 and SA0Vss-0.3V_DDHIGH-level input voltage SCL, SDA0.7V_DD- V_{DD} LOW-level input voltage SCL, SDAnote 30.7V_DD- V_{DD} LOW-level output current CLK, SYNC $V_{OL} = 0.4$ V; $V_{DD} = 5$ V1HIGH-level output current CLK $V_{OH} = 4.6$ V; $V_{DD} = 5$ V1LOW-level output current SDA $V_{OL} = 0.4$ V; $V_{DD} = 5$ V3LOW-level output current SDA $V_1 = V_{DD}$ or V_{SS} -1-+1Leakage currentVI = V_DD or V_{SS} -1-+1Leakage current OSC $V_1 = V_{DD}$ or V_{SS} -1-+1power-on reset voltage level1.01.31.6input capacitancenote 47UtsDC voltage tolerance BP0 to BP3-100-+100-+100-+100output resistance BP0 to BP3note 5; $V_{LCD} = 5$ V-1.51.5-

Notes

- 1. $V_{LCD} > 3 V$ for $\frac{1}{3}$ bias.
- 2. LCD outputs are open-circuit; inputs at V_{SS} or V_{DD} ; external clock with 50% duty factor; I²C-bus inactive.

3. When tested, I^2C pins SCL and SDA have no diode to V_{DD} and may be driven according to the V_{i2} limiting values given in Chapter 8. Also see Fig.24.

- 4. Periodically sampled, not 100% tested.
- 5. Outputs measured one at a time.

Product specification

Universal LCD driver for low multiplex rates

PCF8576D


11 AC CHARACTERISTICS


 V_{DD} = 1.8 to 5.5 V; V_{SS} = 0 V; V_{LCD} = 2.5 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{CLK}	oscillator frequency	note 1	960	1890	2640	Hz
t _{CLKH}	input CLK HIGH time		60	-	-	μs
t _{CLKL}	input CLK LOW time		60	-	-	μs
t _{PD(SYNC)}	SYNC propagation delay		-	30	-	ns
t _{SYNCL}	SYNC LOW time		1	-	-	μs
t _{PD(LCD)}	driver delays with test loads	V _{LCD} = 5 V; note 2	_	_	30	μs
Timing ch	aracteristics: I ² C-bus; note 3					
f _{SCL}	SCL clock frequency		_	_	400	kHz
t _{BUF}	bus free time between a STOP and START		1.3	-	-	μs
t _{HD;STA}	START condition hold time		0.6	-	-	μs
t _{SU;STA}	set-up time for a repeated START condition		0.6	-	-	μs
t _{LOW}	SCL LOW time		1.3	-	-	μs
t _{HIGH}	SCL HIGH time		0.6	-	-	μs
t _r	SCL and SDA rise time	f _{SCL} = 400 kHz	-	-	0.3	μs
		f _{SCL} < 125 kHz	-	-	1.0	μs
t _f	SCL and SDA fall time		-	-	0.3	μs
C _B	capacitive bus line load		-	-	400	pF
t _{SU;DAT}	data set-up time		100	_	_	ns
t _{HD;DAT}	data hold time		0	-	-	ns
t _{SU;STO}	set-up time for STOP condition		0.6	_	-	μs
t _{SW}	tolerable spike width on bus		_	-	50	ns

Notes

- 1. Typical output duty factor: 50% measured at the CLK output pin.
- 2. Not tested in production.
- 3. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .







12 BONDING PAD INFORMATION

Table 15 Bonding pad locations

All x/y coordinates represent the position of the centre of each pad (in μ m) with respect to the centre (x/y = 0) of the chip (see Fig.23).

CYMPOL	DAD	COORDINATES		
SYMBOL	PAD	x	У	
SDA	1	-34.38	-876.6	
SCL	2	+109.53	-876.6	
SCL	3	+181.53	-876.6	
SYNC	4	+365.58	-876.6	
CLK	5	+469.08	-876.6	
V _{DD}	6	+577.08	-876.6	
OSC	7	+740.88	-876.6	
A0	8	+835.83	-876.6	
A1	9	+1005.48	-630.9	
A2	10	+1005.48	-513.9	
SA0	11	+1005.48	-396.9	
V _{SS}	12	+1005.48	-221.4	
V _{LCD}	13	1005.48	10.71	
BP0	14	1005.48	156.51	
BP2	15	1005.48	232.74	
BP1	16	1005.48	308.97	
BP3	17	1005.48	385.2	
S0	18	1005.48	493.2	
S1	19	1005.48	565.2	
S2	20	1005.48	637.2	
S3	21	1005.48	709.2	
S4	22	347.22	876.6	
S5	23	263.97	876.6	
S6	24	180.72	876.6	
S7	25	97.47	876.6	
S8	26	14.22	876.6	
S9	27	-69.03	+876.6	
S10	28	-152.28	+876.6	
S11	29	-235.53	+876.6	
S12	30	-318.78	+876.6	
S13	31	-402.03	+876.6	
S14	32	-485.28	+876.6	
S15	33	-568.53	+876.6	
S16	34	-651.78	+876.6	
S17	35	-735.03	+876.6	


SYMBOL	PAD	COORE	RDINATES
STWBUL	PAD	x	У
S18	36	-1005.5	+625.59
S19	37	-1005.5	+541.62
S20	38	-1005.5	+458.19
S21	39	-1005.5	+374.76
S22	40	-1005.5	+291.33
S23	41	-1005.5	+207.9
S24	42	-1005.5	+124.47
S25	43	-1005.5	+41.04
S26	44	-1005.5	-42.39
S27	45	-1005.5	-125.8
S28	46	-1005.5	-209.3
S29	47	-1005.5	-292.7
S30	48	-1005.5	-376.1
S31	49	-1005.5	-459.5
S32	50	-1005.5	-543
S33	51	-1005.5	-625.6
S34	52	-735.03	-876.6
S35	53	-663.03	-876.6
S36	54	-591.03	-876.6
S37	55	-519.03	-876.6
S38	56	-447.03	-876.6
S39	57	-375.03	-876.6
SDA	58	-196.38	-876.6
SDA	59	-106.38	-876.6
Alignment m	arks		
C1		+930.42	-870.3
C2		-829.98	-870.3

Table 16 Gold bump dimension PCF8576DU/2DA/2

DESCRIPTION	DIMENSION	
Gold bump dimension	52 μm \times 80 μm \times 15 μm	
Gold bump tolerance	3 μm	


PCF8576D

Universal LCD driver for low multiplex rates




PCF8576D

13 DEVICE PROTECTION




14 TRAY INFORMATION



DESCRIPTION	VALUE	
pocket pitch, in x direction	5.59 mm	
pocket pitch, in y direction	6.35 mm	
pocket width, in x direction	3.16 mm	
pocket width, in y direction	3.16 mm	
tray width, in x direction	50.8 mm	
tray width, in y direction	50.8 mm	
cut corner to pocket 1,1 centre	5.83 mm	
cut corner to pocket 1,1 centre	6.35 mm	
number of pockets in x direction	8	
number of pockets in y direction	7	
	pocket pitch, in x direction pocket pitch, in y direction pocket width, in x direction pocket width, in y direction tray width, in x direction tray width, in y direction cut corner to pocket 1,1 centre cut corner to pocket 1,1 centre number of pockets in x direction	

Table 17 Tray dimensions (see Fig.25)




PCF8576D


02-03-14

Universal LCD driver for low multiplex rates

15 PACKAGE OUTLINES



TQFP64: plastic thin quad flat package; 64 leads; body 10 x 10 x 1.0 mm



16 SOLDERING

16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^\circ C$ and 320 $^\circ C.$

PCF8576D

16.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD	
FACKAGE	WAVE	REFLOW ⁽²⁾
BGA, HTSSONT ⁽³⁾ , LBGA, LFBGA, SQFP, SSOPT ⁽³⁾ , TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽⁴⁾	suitable
PLCC ⁽⁵⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽⁵⁾⁽⁶⁾	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁷⁾	suitable
CWQCCNL ⁽⁸⁾ , PMFP ⁽⁹⁾ , WQCCNL ⁽⁸⁾	not suitable	not suitable

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- 9. Hot bar soldering or manual soldering is suitable for PMFP packages.

PCF8576D

17 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

18 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

19 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Product specification

Universal LCD driver for low multiplex rates

PCF8576D

Bare die — All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing for a period of ninety (90) days from the date of Philips' delivery. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post packing tests performed on individual die or wafer. Philips Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, Philips Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

20 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R15/05/pp41

Date of release: 2004 Dec 22

Document order number: 9397 750 14492

SCA76

Let's make things better.





Philips Semiconductors